

(PCT Article 36 and Rule 70)

| | |
|---|-----------------------------------|
| Date of submission of the demand | Date of completion of this report |
| Name and mailing address of the IPEA/JP | Authorized officer |
| Facsimile No. | Telephone No. |

INTERNATIONAL PRELIMINARY REPORT ON PATENTABILITY

International application No.

PCT/JP2005/003136

Box No. I Basis of the report

1. With regard to the **language**, this report is based on the international application in the language in which it was filed, unless otherwise indicated under this item.
- ☐ This report is based on translations from the original language into the following _____, which is the language of a translation furnished for the purposes of:
- ☐ international search (Rule 12.3 and 23.1(b))
- ☐ publication of the international application (Rule 12.4)
- ☐ international preliminary examination (Rule 55.2 and/or 55.3)
2. With regard to the **elements** of the international application, this report is based on *(replacement sheets which have been furnished to the receiving Office in response to an invitation under Article 14 are referred to in this report as "originally filed" and are not annexed to this report)*:
- ☐ the international application as originally filed/furnished
- ☒ the description:
- pages 1-12 _____ as originally filed/furnished
- pages* _____ received by this Authority on _____
- pages* _____ received by this Authority on _____
- ☒ the claims:
- nos. 2, 3, 5-13 _____ as originally filed/furnished
- nos.* _____ as amended (together with any statement) under Article 19
- nos.* 1 _____ received by this Authority on 03.06.2005
- nos.* _____ received by this Authority on _____
- ☒ the drawings:
- sheets Fig. 1-12 _____ as originally filed/furnished
- sheets* _____ received by this Authority on _____
- sheets* _____ received by this Authority on _____
- ☐ a sequence listing and/or any related table(s) – see Supplemental Box Relating to Sequence Listing.
3. ☒ The amendments have resulted in the cancellation of:
- ☐ the description, pages _____
- ☒ the claims, nos. 4 _____
- ☐ the drawings, sheets/figs _____
- ☐ the sequence listing (*specify*): _____
- ☐ any table(s) related to sequence listing (*specify*): _____
4. ☐ This report has been established as if (some of) the amendments annexed to this report and listed below had not been made, since they have been considered to go beyond the disclosure as filed, as indicated in the Supplemental Box (Rule 70.2(c)).
- ☐ the description, pages _____
- ☐ the claims, nos. _____
- ☐ the drawings, sheets/figs _____
- ☐ the sequence listing (*specify*): _____
- ☐ any table(s) related to sequence listing (*specify*): _____

* If item 4 applies, some or all of those sheets may be marked "superseded."

INTERNATIONAL PRELIMINARY REPORT ON PATENTABILITY

International application No.

PCT/JP2005/003136

| Box No. V | Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement | | |
|-----------|---|-------------------------|-----|
| 1. | Statement | | |
| | Novelty (N) | Claims <u>1-3, 5-13</u> | YES |
| | | Claims _____ | NO |
| | Inventive step (IS) | Claims _____ | YES |
| | | Claims <u>1-3, 5-13</u> | NO |
| | Industrial applicability (IA) | Claims <u>1-3, 5-13</u> | YES |
| | | Claims _____ | NO |
| 2. | Citations and explanations (Rule 70.7) | | |
| | <p>Document 1: JP 2001-5928 A (Hitachi Maxell, Ltd.), 12 January 2001, entire text; all drawings (Family: none)</p> <p>Document 2: JP 2003-15929 A (Matsushita Electric Industrial Co., Ltd.), 17 January 2003, entire text; all drawings & US 2003-189860 A1 & EP 1403771 A1 & WO 03-3219 A1 & CA 2420986 A & CN 1465012 T</p> <p>The invention set forth in claims 1 to 3 and 5 to 13 does not involve an inventive step in the light of documents 1 and 2 cited in the international search report.</p> <p>Document 1 sets forth an IC card which is electrically writable and is provided with a nonvolatile data storage unit which stores data in predetermined units, wherein nonvolatile memory which stores a first table for converting a logic block address specified for data access from a higher-order device into an actual block address which is an actual address in the memory space of the data storage unit which comprises a plurality of flash memories, and a second table for</p> | | |

Box No. V

Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability;
citations and explanations supporting such statement

storing flag information for managing the state of data in the actual block address, is faster than EEPROM and flash memory; and FRAM which is capable of rewriting data in byte units, or SRAM backed up by battery are used; that when transfer of predetermined block data to the data storage unit is completed, the flag information of the second memory is set to "OOH"; if a power supply interruption occurs during writing to flash memory, the status of the writing-in-progress flag is verified in the initialization after turning on the power to the IC card, and if the flag is set, the judgment is made that processing has been aborted during data writing in the previous process. In addition, document 2 sets forth a method for controlling nonvolatile memory, wherein while overwriting blocks, if a forced abort occurs due to a reset command or a power supply interruption to the storage device, a disable flag and enable flag to manage the deleting and writing of data are provided in block units which are storage capacity units which divide up nonvolatile memory into a plurality of units.

Claim 1

The "data storage unit", "first table" and "microcomputer" set forth in document 1 correspond to the "nonvolatile main memory", "address management information storage unit" and "control unit" of claim 1 respectively.

Moreover, it would be easy for a person skilled in the art to conceive of providing flag information for managing the status of data within the actual block address in second storage capacity units which are smaller than first storage capacity of the main storage

| Box No. V | Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement |
|-----------|---|
| | <p>memory in the light of document 2.</p> <p>Claims 2 and 3</p> <p>Determining the nature of storage capacity units to which writing-complete flags are provided would merely be a design matter to a person skilled in the art, and employing cluster size or sector size as said unit would not be technically difficult to a person skilled in the art.</p> <p>Claim 5</p> <p>As stated above, document 1 indicates that the writing speed of control memory is faster than that of main storage memory.</p> <p>Claims 6 and 7</p> <p>When a control unit constitutes a memory map of the writing-complete flag table, constituting a pre-stored second storage capacity unit or a second storage capacity unit transferred from a host would merely be a design matter to a person skilled in the art.</p> <p>Claims 8 and 9</p> <p>It would not be particularly difficult for a person skilled in the art to have a multi-valued NAND flash memory serve as main storage memory per se. Moreover, document 1 indicates that that said memory has an address conversion table, as stated above.</p> <p>Claims 11 to 13</p> <p>It would merely be a design matter to a person skilled in the art to employ ferroelectric memory,</p> |

INTERNATIONAL PRELIMINARY REPORT ON PATENTABILITY

International application No.

PCT/JP2005/003136

Box No. V

Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability;
citations and explanations supporting such statement

magnetic recording nonperiodical writing/reading memory,
ovonic unified memory or resistance RAM as control
memory.